Events

National Center for Supercomputing Applications master calendar

Back to Listing

NCSA staff who would like to submit an item for the calendar can email newsdesk@ncsa.illinois.edu.

CS Compiler Seminar: Sushant Dinesh, "SYNTHCT: Towards Portable Constant-Time Code"

Event Type
Seminar/Symposium
Sponsor
Illinois Computer Science, Architecture, Compilers, and Parallel Computing Research Area
Virtual
wifi event
Date
Apr 8, 2022   4:30 pm  
Contact
Madeleine Garvey
E-Mail
mgarvey@illinois.edu
Views
4
Originating Calendar
Computer Science Speakers Calendar

Speaker: Sushant Dinesh

Title: SYNTHCT: Towards Portable Constant-Time Code

Abstract: Recent attacks have demonstrated that modern microarchitectures are fraught with microarchitectural side channels. Constant-time (CT) programming is a software development methodology where programs are carefully written to avoid these channels. In a nutshell, the idea is to only pass secret data to safe instructions, i.e., those whose execution creates operand- independent hardware resource usage.

Yet, current CT programming practices have significant security and performance issues. CT code is written and compiled once, but may execute on multiple different microarchitectures. Yet, what instructions are safe vs. unsafe is fundamentally a microarchitecture-specific issue. A new microarchitectural optimization (or vulnerability) may change the set of safe instructions and break CT guarantees.

In this work, we develop SYNTHCT to address the above issues. Given a specification of safe/unsafe instructions, SYNTHCT automatically synthesizes translations for all unsafe instructions in the ISA using only instructions from the safe set. The synthesized translations can be used as a part of a late-stage compiler pass to generate hardened binaries for a specific microarchitecture. This closes the security hole as the specification, and hence the safe translations, can target each microarchitecture individually. This also allows CT code to reclaim some performance, e.g., use more complex/higher-performing instructions, when they are deemed safe for a specific microarchitecture.

Using the techniques we develop in SYNTHCT, we are able to synthesize translations for a majority of the x86 64 ISA. Specifically, SYNTHCT is able to generate safe translations for 75% of the ISA using only the remaining 25% of the ISA. Interestingly, the majority of the instructions that SYNTHCT was unable to generate translations for are instructions that experts believe are safe instructions on today’s x86 64 microarchitectures.

 

Bio: Sushant Dinesh is a 3rd year PhD student working with Prof. Christopher Fletcher. His research interests are in the intersection of program analysis, program synthesis, and hardware security. His research aims to answer the questions: (i) How do we develop side-channel resilient software that run can securely on modern (leaky) microarchitectures? (ii) What kind of programming and hardware abstractions do we need to enable programmers to develop software secure against microarchitectural side-channel attacks?

link for robots only